

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	643	(712/228).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	OFF	2006/12/07 09:34
S1	456	(712/228).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	OFF	2004/08/09 08:20
S2	318	(712/228).CCLS.	USPAT; USOCR; EPO; JPO; IBM_TDB	OR	OFF	2004/01/12 09:54
S3	2	((712/228).CCLS.) and (map\$3 near4 (cache and memory))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/05/30 15:43
S4	8	((712/228).CCLS.) and (map\$3 with (cache and memory))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/05/30 15:47
S5	179	((712/228).CCLS.) and cache	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/05/30 15:48
S6	112	((712/228).CCLS.) and (data adj1 cache)	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/05/30 15:48
S7	29	((712/228).CCLS.) and ((context adj1 switch\$3) and (data adj1 cache))	USPAT; EPO; JPO; IBM_TDB	OR	OFF	2003/05/30 15:49
S8	2	((("5727211") or ("5806522")).PN.	USPAT; USOCR; EPO; JPO; IBM_TDB	OR	OFF	2003/06/02 08:49
S9	1	("5809522").PN.	USPAT; USOCR; EPO; JPO; IBM_TDB	OR	OFF	2003/06/02 08:50
S10	548	(712/228).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	OFF	2005/09/15 14:23
S11	16	cach\$3 near4 (line\$1 or record\$4 or entr\$3) near4 ((least adj1 recently adj1 used adj1 bit\$1) or (used adj1 bit\$1))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/15 14:31

EAST Search History

S12	0	((context or process\$3) adj1 (switch\$3 or chang\$3)) near4 cach\$3 near4 (recent\$3 adj4 us\$3 adj4 bit\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/15 15:59
S13	0	((context or process\$3) adj1 (switch\$3 or chang\$3)) with cach\$3 with (recent\$3 adj4 us\$3 adj4 bit\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/15 16:00
S14	0	((context or process\$3) adj1 (switch\$3 or chang\$3)) same cach\$3 same (recent\$3 adj4 us\$3 adj4 bit\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/15 16:00
S15	11	((context or process\$3) adj1 (switch\$3 or chang\$3)) same cach\$3 and (recent\$3 adj4 us\$3 adj4 bit\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/15 16:21
S16	11	((context or process\$3) near4 (switch\$3)) same cach\$3 and (recent\$3 adj4 us\$3 adj4 bit\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/15 16:23
S17	19	((context or process\$3) with (switch\$3)) same cach\$3 and (recent\$3 adj4 us\$3 adj4 bit\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/16 11:33
S18	314	(often or frequenc\$3 or count\$3) with (cache near4 (line\$1 or entr\$3 or record\$4) near4 (access\$3 or read\$4 or look\$3))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/16 10:24
S19	194	(often or frequenc\$3 or count\$3) near4 (cache near4 (line\$1 or entr\$3 or record\$4) near4 (access\$3 or read\$4 or look\$3))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/16 10:24
S20	130	(often or frequenc\$3 or count\$3) near4 (cache near4 (line\$1 or entr\$3 or record\$4) near4 access\$3)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/16 10:24
S21	22	often near4 (cache near4 (line\$1 or entr\$3 or record\$4) near4 access\$3)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/16 11:26
S22	34	frequency near4 (cache near4 (line\$1 or entr\$3 or record\$4) near4 access\$3)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/16 11:26
S23	2	((context or process\$3) with (switch\$3)) near4 cach\$3 near4 restor\$3	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/16 11:34

EAST Search History

S24	6	((context or process\$3) with (switch\$3)) with (cach\$3 near4 restor\$3)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/16 11:36
S25	44	((context or process\$3) with (switch\$3)) same (cach\$3 near4 restor\$3)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2005/09/16 11:41
S26	581	(712/228).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	OFF	2006/01/24 15:58
S27	0	((context adj1 switch\$3) or (\$6thread\$3 adj1 switch\$3)) and (cach\$3 near4 (load\$3 or restor\$3) near4 (us\$3 near4 (signal\$1 or flag\$3 or indicat\$3)))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/24 16:01
S28	0	((context adj1 switch\$3) or (\$6thread\$3 adj1 switch\$3)) and (cach\$3 near4 (\$3load\$3 or restor\$3) near4 (us\$3 near4 (signal\$1 or flag\$3 or indicat\$3)))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/24 16:01
S29	5	((context adj1 switch\$3) or (\$6thread\$3 adj1 switch\$3)) with (cach\$3 near4 (recover\$4 or \$1re?load\$3 or \$1re?fetch\$3 or \$1re?read\$3))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/26 12:10
S30	122	((context adj1 switch\$3) or (\$6thread\$3 adj1 switch\$3)) with (cach\$3 near4 (recover\$4 or \$4load\$3 or \$4fetch\$3 or \$4read\$3))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/30 16:33
S31	32	((context adj1 switch\$3) or (\$6thread\$3 adj1 switch\$3)) with (cach\$3 near4 (recover\$4 or \$4load\$3 or \$4fetch\$3 or \$4read\$3) with (memor\$3))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/26 12:12
S32	0	((context adj1 switch\$3) or (\$5thread\$3 adj1 switch\$3)) near4 register\$1 near4 (\$4load\$3 or \$4fetch\$3 or \$4read\$3 or restor\$3 or recover\$3) near4 (us\$5 near4 (flag\$5 or indicat\$4 or signal\$4 or tag\$4))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/26 12:23

EAST Search History

S33	1	((context adj1 switch\$3) or (\$5thread\$3 adj1 switch\$3)) with register\$1 with (\$4load\$3 or \$4fetch\$3 or \$4read\$3 or restor\$3 or recover\$3) near4 (us\$5 near4 (flag\$5 or indicat\$4 or signal\$4 or tag\$4))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/26 12:25
S34	23	((context adj1 switch\$3) or (\$5thread\$3 adj1 switch\$3)) with register\$1 with (\$4load\$3 or \$4fetch\$3 or \$4read\$3 or restor\$3 or recover\$3) with (us\$5 near4 (flag\$5 or indicat\$4 or signal\$4 or tag\$4))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/26 12:28
S35	0	((context adj1 switch\$3) or (\$5thread\$3 adj1 switch\$3)) with (lazy near4 state near4 sav\$3 near4 register\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/26 12:28
S36	0	((context adj1 switch\$3) or (\$5thread\$3 adj1 switch\$3)) same (lazy near4 state near4 sav\$3 near4 register\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/26 12:28
S37	0	(lazy near4 state near4 sav\$3 near4 register\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/26 12:28
S38	25	((context adj1 switch\$3) or (\$5thread\$3 adj1 switch\$3)) same ((part\$7 or portion\$1) near4 sav\$3 near4 register\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/26 12:29
S39	77	((context adj1 switch\$3) or (\$5thread\$3 adj1 switch\$3)) same ((dirty or us\$3) near4 (flag\$5 or tag\$5 or signal\$1 or bit\$1 or indicat\$3) near4 register\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/26 12:33
S40	77	((context adj1 switch\$3) or (\$5thread\$3 adj1 switch\$3)) same ((dirty or us\$3) near4 (flag\$5 or tag\$5 or signal\$1 or bit\$1 or indicat\$4) near4 register\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/26 12:37
S41	40	((context adj1 switch\$3) or (\$5thread\$3 adj1 switch\$3)) same (((dirty or us\$3) adj2 (flag\$5 or tag\$5 or signal\$1 or bit\$1 or indicat\$4)) near4 register\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/26 12:37
S42	66	((context adj1 switch\$3) or (\$6thread\$3 adj1 switch\$3)) near4 (cach\$3 near4 (recover\$4 or \$4load\$3 or \$4fetch\$3 or \$4read\$3))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/01/30 16:42

EAST Search History

S43	616	(712/228).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	OFF	2006/08/16 13:16
S44	5	((context adj1 switch\$3) or (\$6thread\$3 adj1 switch\$3)) with (cach\$3 near4 (recover\$4 or \$1re?load\$3 or \$1re?fetch\$3 or \$1re?read\$3))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/08/16 14:20
S45	37	((context adj1 switch\$3) or (\$6thread\$3 adj1 switch\$3)) with (cach\$3 near4 (recover\$4 or \$4load\$3 or \$4fetch\$3 or \$4read\$3) with (memor\$3))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/08/16 15:19
S46	23	((context adj1 switch\$3) or (\$5thread\$3 adj1 switch\$3)) with register\$1 with (\$4load\$3 or \$4fetch\$3 or \$4read\$3 or restor\$3 or recover\$3) with (us\$5 near4 (flag\$5 or indicat\$4 or signal\$4 or tag\$4))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/08/16 15:19
S47	29	((context adj1 switch\$3) or (\$5thread\$3 adj1 switch\$3)) same ((part\$7 or portion\$1) near4 sav\$3 near4 register\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/08/16 15:30
S48	78	((context adj1 switch\$3) or (\$5thread\$3 adj1 switch\$3)) same ((dirty or us\$3) near4 (flag\$5 or tag\$5 or signal\$1 or bit\$1 or indicat\$3) near4 register\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/08/16 15:30
S49	41	((context adj1 switch\$3) or (\$5thread\$3 adj1 switch\$3)) same (((dirty or us\$3) adj2 (flag\$5 or tag\$5 or signal\$1 or bit\$1 or indicat\$4)) near4 register\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/08/16 15:30
S50	78	((context adj1 switch\$3) or (\$5thread\$3 adj1 switch\$3)) same ((dirty or us\$3) near4 (flag\$5 or tag\$5 or signal\$1 or bit\$1 or indicat\$4) near4 register\$1)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/08/16 15:30
S51	73	((context adj1 switch\$3) or (\$6thread\$3 adj1 switch\$3)) near4 (cach\$3 near4 (recover\$4 or \$4load\$3 or \$4fetch\$3 or \$4read\$3))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/08/16 15:30
S52	0	((context adj1 switch\$3) near4 map\$4 near4 cach\$3 near4 \$3load\$3).clm.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/08/16 15:43

EAST Search History

S53	0	((context adj1 switch\$3) with map\$4 with cach\$3 with \$3load\$3).clm.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/08/16 15:43
S54	0	((context with switch\$3) with map\$4 with cach\$3 with \$3load\$3).clm.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/08/16 15:43
S55	2	(switch\$3 with map\$4 with cach\$3 with \$3load\$3).clm.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/08/16 16:10
S56	3	(switch\$3 same map\$4 same cach\$3 same \$3load\$3).clm.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2006/08/16 16:10


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

[Search Session History](#)[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Thu, 7 Dec 2006, 10:14:49 AM EST

Edit an existing query or
compose a new query in the
Search Query Display.

Search Query Display

Select a search number (#)
to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Recent Search Queries

#1

```
(((context <near/1> (switch <or> switches <or> switching <or>
switched)) or ((thread <or> threading <or> threaded <or>
threads <or> multi-thread <or> multi-threading <or> multi-
threaded <or> multi-threads)<near/1> (switch <or> switches
<or> switching <or> switched))) <sentence> ((cache <or>
caching <or> caches <or> cached) <near/4> (recover <or>
recovered <or> recovering <or> recovers)))<in>metadata)
```

#2

```
(((context <near/1> (switch <or> switches <or> switching <or>
switched)) or ((thread <or> threading <or> threaded <or>
threads <or> multi-thread <or> multi-threading <or> multi-
threaded <or> multi-threads)<near/1> (switch <or> switches
<or> switching <or> switched))) <sentence> ((cache <or>
caching <or> caches <or> cached) <near/4> (recover <or>
recovered <or> recovering <or> recovers)))<in>metadata)
```

#3

```
(((switch <or> switching <or> switches <or> switched)
<paragraph> (map <or> maps <or> mapped <or> mapping)
<paragraph> (cache <or> caching <or> caches <or> cached)
<paragraph> (load <or> loads <or> loading <or> loaded <or>
pre-load <or> pre-loads <or> pre-loading <or> pre-loaded))
<in>metadata)
```

#4

```
(((switch <or> switching <or> switches <or> switched)
<paragraph> (map <or> maps <or> mapped <or> mapping)
<paragraph> (cache <or> caching <or> caches <or> cached)
<paragraph> (load <or> loads <or> loading <or> loaded <or>
pre-load <or> pre-loads <or> pre-loading <or> pre-loaded))
<in>metadata)
```

Indexed by
 Inspec°

[Help](#) | [Contact Us](#) | [Privacy &](#)

© Copyright 2006 IEEE –

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

☐ Search Session History[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Edit an existing query or
compose a new query in the
Search Query Display.

Thu, 7 Dec 2006, 10:13:54 AM EST

Search Query Display

Select a search number (#)
to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Recent Search Queries

#1 (((context <near/1> (switch <or> switches <or> switching <or> switched)) or ((thread <or> threading <or> threaded <or> threads <or> multi-thread <or> multi-threading <or> multi-threaded <or> multi-threads)<near/1> (switch <or> switches <or> switching <or> switched))) <sentence> ((cache <or> caching <or> caches <or> cached) <near/4> (recover <or> recovered <or> recovering <or> recovers)))<in>metadata)

Indexed by
 Inspec

[Help](#) [Contact Us](#) [Privacy & :](#)

© Copyright 2006 IEEE –



switch + map + cache + (load or pre-load)

Search

[Advanced Scholar Search](#)[Scholar Preferences](#)[Scholar Help](#)Lowercase "or" was ignored. Try "OR" to search for either of two terms. [\[details\]](#)**Scholar** [All articles](#) [Recent articles](#) Results 1 - 10 of about 241 for **switch + map + cache + (load or pre-load)**. (0.09 seconds)**All Results**Did you mean: [switch + map + cache + \(load or *preload*\)](#)[W Chen](#)[An Efficient Architecture For Loop Based Data Preloading - group of 4 »](#)[D Engler](#)WY Chen, RA Bringmann, SA Mahlke, RE Hank, JE ... - Microarchitecture, 1992. MICRO 25., Proceedings of the 25th ..., 1992 - [ieeexplore.ieee.org](#)[M Campoy](#)... Simple interleaving permits accesses to the **preload** buffer to be free of bank conflicts. ...[T Boku](#)detect access patterns and decide when to perform a **cache load** [8] [9] ...[S Fickas](#)[Cited by 19 - Related Articles - Web Search - BL Direct](#)[The Elements of Cache Programming Style - group of 4 »](#)CB Sears - Proceedings of the 4th Annual Linux Showcase and Conference, 2000 - [usenix.org](#)... multiple of 4K bytes, then they **map** to the ... the 8 128-bit Katmai registers at context**switch**. ... aligned, the slab allocator balances the **cache load** transparent to ...[Cited by 8 - Related Articles - Web Search](#)[Total exchange on a reconfigurable parallel architecture - group of 2 »](#)YD Lyuu, E Schenfeld - Parallel and Distributed Processing, 1993. Proceedings of ..., 1993 - [ieeexplore.ieee.org](#)... PE 1 PE 2 PE K PEN Mi,ii Si Mi&ik Sthg Middk St.g **Map I Cache Net Map 2** Figure ... Thefunctionality of the individual **switch** is different from layer to layer. ...[Cited by 7 - Related Articles - Web Search](#)[A programming model for the Mark III hypercube with multiple processor nodes](#)BA Zimmermann, GA Crichton - Proceedings of the third conference on Hypercube concurrent ..., 1988 - [portal.acm.org](#)... for passing parameters between processors, a **load map** to indicate ... the required libraries and compiler **switch** options. ... **toptr,bytes**) **Load** the data **cache** from DRAM ...[Related Articles - Web Search](#)[Cache management for real time visualization of 2D data sets - group of 4 »](#)A Matos, J Gomes, L Velho - Computer Graphics, Image Processing, and Vision, 1998. ..., 1998 - [ieeexplore.ieee.org](#)... end if k number of free positions in the **cache** insert the largest m , k elementsof L ... for each element x of P and y of Q do if xy then **switch** x and y **load** x ...[Cited by 4 - Related Articles - Web Search](#)[Performance evaluation of CP-PACS on CG benchmark - group of 2 »](#)B Ken'ichi ITAKURA Taisuke, H NAKAMURA - [doi.ieeeecs.org](#)... EX performs a kind of router for dimension **switch**. ... Then, it is needed to re-map the vector q where ... **colidx, rowstr**) can be stored in the second level **cache**! ...[Web Search](#)[Performance evaluation of CP-PACS on CG benchmark](#)H NAKAMURA, B Taisuke, K NAKAZAWA - [ieeexplore.ieee.org](#)... EX performs a kind of router for dimension **switch**. ... In NPB1, we can freely **map** data onto PUs and ... access latency is hidden by the second level **cache** memory (512 ...[Related Articles - Web Search](#)[Static use of locking caches in multitask preemptive real-time systems - group of 3 »](#)M Campoy, AP Ivars, JV Busquets-Mataix - Proceedings of IEEE/IEE Real-Time Embedded Systems Workshop ..., 2001 - [disca.upv.es](#)... t exist since **cache** contents remain unchanged during task **switch**, except for ... without flow break, and all instructions on a vertex **map** in the same **cache** line ...[Cited by 30 - Related Articles - View as HTML - Web Search](#)[Coding Tips for Developers Targeting I/O Processors Based on the Intel® Xscale™ Microarchitecture - group of 5 »](#)A Note - [intel.com](#)... the necessary program code to SDRAM and **map** SDRAM to ... boundaries æ with the gcc compiler, **cache** line alignment ... can be done using compiler **switch**: **œalign-labels** ...

[Related Articles](#) - [View as HTML](#) - [Web Search](#)

[\[Ps\] A DISTRIBUTED PREDICTIVE CACHE FOR HIGH PERFORMANCE COMPUTER SYSTEMS - group of 3 »](#)

T Alexander - 1995 - kedem.cs.duke.edu

... a 1st and 2nd Order **MAP** : : : : 63 3.7 ... a context **switch**
and executes a different ... may cause a **cache** miss. ...

[Cited by 5](#) - [Related Articles](#) - [View as HTML](#) - [Web Search](#) - [Library Search](#)

Did you mean to search for: [switch + map + cache + \(load or *preload*\)](#)

Goooooooooooooogle ►
Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2006 Google



context + switch + map + cache + (load or pre

Search

[Advanced Scholar Search](#)[Scholar Preferences](#)[Scholar Help](#)Lowercase "or" was ignored. Try "OR" to search for either of two terms. [\[details\]](#)**Scholar** [All articles](#) [Recent articles](#) Results 1 - 10 of about 243 for **context + switch + map + cache + (load or pre-load)**. (0.12 seconds)**All Results**Did you mean: [context + switch + map + cache + \(load or *preload*\)](#)[D Engler](#)[An Efficient Architecture For Loop Based Data Preloading - group of 4 »](#)[W Chen](#)WY Chen, RA Bringmann, SA Mahlke, RE Hank, JE ... - Microarchitecture, 1992. MICRO 25., Proceedings of the 25th ..., 1992 - [ieeexplore.ieee.org](#)[T Ungerer](#)... Within the **context** of this paper, an issue-4 processor model ... The assumed **cache** miss latency is 30 processor cycles ... 3 multiply 3 divide 10 divide 10 **load 2 load** ...[T Plagemann](#)[P Barham](#)[Cited by 19 - Related Articles - Web Search - BL Direct](#)[The Elements of **Cache** Programming Style - group of 4 »](#)CB Sears - Proceedings of the 4th Annual Linux Showcase and Conference, 2000 - [usenix.org](#)
... a multiple of 4K bytes, then they **map** to the ... saving the 8 128-bit Katmai registers at **context switch**. ... the slab allocator balances the **cache** load transparent to ...
[Cited by 8 - Related Articles - Web Search](#)[Performance Analysis Using VeryLarge Memoryon the 64-bit AlphaServer System - group of 7 »](#)TS Kawaf, DJ Shakshober, DC Stanley - [research.compaq.com](#)... **cache**, the code layout and linking order **maps** one for ... of the transactions miss the database **cache**, and the ... a 15-percent reduction in system **context switch** rates ...
[Cited by 13 - Related Articles - View as HTML - Web Search - BL Direct](#)[The named-state register file: Implementation and performance - group of 8 »](#)PR Nuth, WJ Dally - First Annual International Symposium on High-Performance ..., 1995 - [doi.ieeecomputersociety.org](#)
... Figure 3 shows how the NSF **maps** registers into the ... The Named-State register file is not a data **cache**. ... code, but are very slow to **context switch** because of the ...
[Cited by 10 - Related Articles - Web Search](#)[Xen and the art of virtualization - group of 65 »](#)P Barham, B Dragovic, K Fraser, S Hand, T Harris, ... - Proceedings of the nineteenth ACM symposium on Operating ..., 2003 - [portal.acm.org](#)... with associated trans- lation, execution, and **caching** costs) since ... only allowing an OS to **map** pages that ... val- idate the new page table on every **context switch**. ...
[Cited by 269 - Related Articles - Web Search - BL Direct](#)[Exokernel: an operating system architecture for application-level resource management - group of 72 »](#)DR Engler, MF Kaashoek, JO'Toole Jr - Proceedings of the fifteenth ACM symposium on Operating ..., 1995 - [portal.acm.org](#)... look-aside buffer (TLB), and addressing **context** iden- tifiers. ... physical pages, it can reduce **cache** conflicts among ... a TLB fault occurs the complex **map- ping** of ...
[Cited by 618 - Related Articles - Web Search - BL Direct](#)[Register window architecture for multitasking applications](#)D Quammen, DR Miller, D Tabak - ACM SIGARCH Computer Architecture News, 1989 - [portal.acm.org](#)... designs which feature many and frequent task **context switches**. ... **Cache** also requires more hardware per memory cell ... is not always possible to **map** every variable ...
[Cited by 2 - Related Articles - Web Search](#)[The PowerPC 603 microprocessor: a high performance, low power, superscalar RISC microprocessor](#)BA Burgess, MYWH Litch, SP Mallick, S Ogden, DSHP ... - Compcon Spring'94, Digest of Papers. - [ieeexplore.ieee.org](#)
... soon as the **cache** is free. **Load** requests to the **cache** are allowed to bypass store requests as long as there are no hazards such as
[Cited by 10 - Related Articles - Web Search - BL Direct](#)[Microprocessor memory management units - group of 5 »](#)M Milenkovic - IEEE Micro, 1990 - [doi.ieeeecs.org](#)... lem of recognizing all virtual addresses that **map** to the ... a system with a TLB, **cache**, and hierarchical PMTs. ... task TLBs must be flushed upon every task **switch**. ...
[Cited by 16 - Related Articles - Web Search - Library Search](#)[Operating system support for multimedia systems - group of 10 »](#)T Plagemann, V Goebel, P Halvorsen, O Anshus - Computer Communications, 2000 - Elsevier
... graph keeps the number of **context switches** low and ... intelligent prefetching, state-based **caching**, prioritized real ... The first index level **maps** logical units, eg ...
[Cited by 32 - Related Articles - Web Search](#)

Did you mean to search for: context + switch + map + cache + (load or *preload*)

Goooooooooooooogle ►
Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

context + switch + map + cache + ()

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2006 Google



context + switch + map + cache + recover

Search

[Advanced Scholar Search](#)[Scholar Preferences](#)[Scholar Help](#)

Scholar All articles [Recent articles](#) Results 1 - 10 of about 3,840 for **context + switch + map + cache + recover**. (0.12 seconds)

All Results[R Alverson](#)[N Hutchinson](#)[D Callahan](#)[D Cummings](#)[A Porterfield](#)**[AR-SMT: a microarchitectural approach to fault tolerance in microprocessors - group of 20 »](#)**E Rotenberg - Fault-Tolerant Computing, 1999. Digest of Papers. Twenty- ..., 1999 - [ieeexplore.ieee.org](#)... designs require (1) small voltage swings for fast **switching** and power ... independent programs, each hav- ing its own state or program **context**. ... **Maps** Rename Global ...Cited by 127 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)**[The DataSafe failure recovery mechanism in the Flask architecture - group of 5 »](#)**SJG Scheuerl, RCH Connor, R Morrison, DS Munro - Proceedings of the Australian Computer Science Conference, 1996 - [dcs.st-and.ac.uk](#)... The interface permits the creation, deletion, and **context switching** between access sets. ... **Cache Stable Store Safe safe map** non-volatile storage ...Cited by 10 - [Related Articles](#) - [View as HTML](#) - [Web Search](#) - [BL Direct](#)**[The Tera Computer System - group of 4 »](#)**R Alverson, D Callahan, D Cummings, A Porterfield, ... - [portal.acm.org](#)... **Context switching** is so rapid that the processor has no ... to vector registers or words of **cache** in other ... current privilege level to the instruction **map** level if ...Cited by 493 - [Related Articles](#) - [Web Search](#)**[Interposed request routing for scalable network storage - group of 12 »](#)**DC Anderson, JS Chase, AM Vahdat - ACM Transactions on Computer Systems, 2002 - [cs.duke.edu](#)... The coordinator manages optional block **maps** (Section 3.1) and preserves atomicity of ... Slice extends the content **switching** concept to a file system **context**. ...Cited by 94 - [Related Articles](#) - [Cached](#) - [Web Search](#) - [BL Direct](#)**[\[book\] Pseudo-file-systems - group of 13 »](#)**BB Welch, JK Ousterhout - 1989 - [parcftp.xerox.com](#)... used to **map** a pathname to a domain, its server ... buffer can be used to reduce **context switching** during reads. ... cost is the time for two process **switches**, 4 system ...Cited by 9 - [Related Articles](#) - [View as HTML](#) - [Web Search](#) - [Library Search](#)**[\[book\] Cache write policies and performance - group of 4 »](#)**

NP Jouppi - 1993 - ACM Press New York, NY, USA

... is read before any other data which **maps** to the ... instruc- tions to the machines with **cache** line sizes ... 3. **Context switches** after a line has been allocated and ...Cited by 98 - [Related Articles](#) - [Web Search](#) - [Library Search](#) - [BL Direct](#)**[A quantitative evaluation of cache types for high-performance computer systems - group of 6 »](#)**CE Wu, Y Hsu, YH Liu - IEEE Transactions on Computers, 1993 - [doi.ieeeecomputersociety.org](#)... In addition to **context switch** considerations, the most seri- ous problem is ... when two or more virtual addresses **map** to the ... In aV/v- type **cache**, the only way to ...Cited by 11 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)**[\[PS\] State caching in the EROS kernel - group of 6 »](#)**JS Shapiro, DJ Farber, JM Smith - Proc. 7th Intl. Workshop on Persistent Object Systems, 1996 - [cl.cam.ac.uk](#)... The kernel implements struc- tures that **cache** this state ... and the structures used to **map** this model ... expect to achieve **context switch** times comparable to with L3 ...Cited by 4 - [Related Articles](#) - [View as HTML](#) - [Web Search](#)**[A virtual cache-based workstation architecture](#)**CR Frink, PJ Roy, AC Inc, MA Chelmsford - Computer Workstations, 1988., Proceedings of the 2nd IEEE ..., 1988 - [ieeexplore.ieee.org](#)... are solved by the write—allocate **cache** update policy ... support for virtual—to—physical address **map-** ping changes, **context switching**, modifying data ...Cited by 1 - [Related Articles](#) - [Web Search](#)**[Choices \(class hierarchical open interface for custom embedded systems\) - group of 2 »](#)**R Campbell, G Johnston, V Russo - ACM SIGOPS Operating Systems Review, 1987 - [portal.acm.org](#)... virtual address range, and its **map-** ... virtual memory **context switching** or memory **cache** flushing is ... will involve at least a partial virtual memory **context switch**. ...Cited by 75 - [Related Articles](#) - [Web Search](#)

Goooooooooooooogle ►

Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

context + switch + map + cache + r

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2006 Google